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In this paper, we study the effect of low-temperature RF plasma treatment in forming gas 
(10%H2+90%N2) on the electrical characteristics of junctionless MOSFETs with 
n-In0.53Ga0.47As channel and an Al2O3 gate dielectric. The impact of plasma power density on 
the device parameters is investigated. It is found that RF plasma annealing with a low power 
density (0.5 W/cm
2
) at 150°C for 10 min provides substantial improvement of source/drain 
contacts resistance and the carrier mobility resulting in a considerable increase of the on-state 
current and transconductance. It also improves the subthreshold slope and reduces the fixed 
positive charge in Al2O3 under the gate, shifting the threshold voltage towards positive values. 
It is demonstrated that non-thermal factors play a principle role in modification of electrical 
properties of the JL MOSFETs under RF plasma treatment. Such treatment may be an efficient 
tool for the improvement of the performance of the advanced MOSFETs with III-V channel 
materials. 
This was Paper 1464 presented at the Seattle, Washington Meeting of the Society, May 13-17, 2018. 
 
Introduction  
The junctionless (JL) device concept for silicon-on-insulator MOSFETs was introduced by 
Colinge et al. in 2010,
1
 demonstrating considerable gains in terms of process simplicity when 
compared to conventional inversion-mode MOSFETs. The JL device architecture is 
particularly well suited to III-V channel materials. Firstly, a high body doping concentration 
(Nd), being the key requirement for JL MOSFETs, is less problematic for In0.53Ga0.47As than 
it is for Si. Indeed, the bulk electron mobility in Si is 100 cm
2







while in In0.53Ga0.47As the bulk mobility is ~2500 cm
2
/V·s at a similar Nd level.
3
 Moreover, 





 generally used to form the source/drain (S/D) regions of III-V 
inversion-mode MOSFETs and to improve the thermal budget. Recently, tri-gate JL 
MOSFETs with the InGaAs channel have been demonstrated.
7,8
 A major concern for these 
devices is found to be a high S/D resistance (RSD). The formation of good Ohmic S/D 
contacts requires device annealing at temperatures 300°C that could lead to unintentional 
diffusion of In atoms into the gate dielectric. In this work, low-temperature RF plasma 
treatment (RFPT)
9
 is proposed to form S/D contacts and improve the performance of JL 
In0.53Ga0.47As MOSFETs. In our previous publications it has been shown that RF plasma 
treatment is efficient in reducing the density of fixed positive charges in SiO2 layers and 
interface traps at the Si-SiO2 interface,
9-11
 annealing radiation-induced and ion implantation 
defects in metal-insulator-semiconductor (MIS) structures,
12,13
 structural ordering and 
recrystallization of thin amorphous semiconductor layers,
14,15
 low-temperature activation of 
implanted doping impurities in Si and Ge.
15-17
 In this paper, we report that low-temperature 
RF plasma treatment in forming gas (10%H2+90%N2) can significantly improve the electrical 
characteristics of n-In0.53Ga0.47As JL MOSFETs with an Al2O3 gate dielectric. In particular, it 
provides substantial reduction of S/D resistances, an increase of the electron mobility, 
resulting in the strong increase of the on-state current and transconductance, reduction of the 








) 32-nm-thick n-In0.53Ga0.47As 




) barrier was grown by 
metal organic vapour-phase epitaxy (MOVPE) on a p
+
-InP wafer. Schematic representation 
and transmission electron microscopy image of the resulting heterostructure is illustrated in 
Figure 1 (a). In order to form a channel for the JL devices, the In0.53Ga0.47As layer was thinned 
using a 10% H2O2/10% HCl digital wet etching process to achieve channel thickness of 20 nm. 
A gate enclosed device layout was employed to simplify the fabrication process flow. The main 
steps of the In0.53Ga0.47As junctionless n-MOSFET fabrication process are illustrated in 
Figures 1(b-e)). A surface passivation in 10% (NH4)2S for 30 min
18
 was performed before 
atomic layer deposition (ALD) of an 8.5-nm-thick Al2O3 gate oxide. A Pd gate was formed by 
e-beam evaporation and lift-off. No S/D implantation and no selective epitaxial growth were 
used to reduce the S/D resistance. The Al2O3 on the S/D contact areas was etched in dilute HF. 
The S/D contact formation was carried out by e-beam evaporation of a Au/Ge/Au/Ni/Au stack 
and lift-off.  
The samples used in this study were not subjected to any post-fabrication thermal anneal; 
instead the fabricated samples were exposed to the RF (13.6 MHz) plasma treatment in 
forming gas (10% H2 + 90% N2) during 10 min with additional heating of the sample holder 
to 150°C. Plasma power density was varied from 0.5 to 1.75 W/cm
2
. Temperature of the 
samples during RF plasma treatment did not exceed 250°C.
9
 In order to distinguish between 
thermal and non-thermal effects of the RFPT in some cases the treatment was performed in the 
same process for two chips - one from the side of metal electrodes (top side) and another from 
the side of p
+
-InP substrate (back side). 
Figure 2 (a) shows a schematic view of the gate-enclosed junctionless MOSFET 




 are the drain, source, gate inner and gate outer radii, 




 of 40, 60 and 
80 µm with a 10-µm separation between the gate and source and drain contact pads. The 
devices with large Lg values were used for avoiding short-channel effects when investigating 
the impact of RF plasma treatment on the electrical properties of InGaAs JL MOSFETs. 
Layout of the circular transmission line (CTL)
19
 which was used for measurements of 
sheet resistance of n-In0.53Ga0.47As layer and of specific contact resistance of S/D contacts is 
shown in Figure 2 (b). Current-voltage (I-V) characteristics of JL MOSFETs and CTL were 
measured by Agilent 4156C precision semiconductor parameter analyzer. Most 
measurements were performed with grounded outer electrode and electrically isolated 
(floating) substrate to avoid a parasitic effect of a leakage current through the buried p-n 
junction. This regime corresponds to zero current through the substrate. In some cases, to 
determine properties of the buried p-n junction and the effect of plasma treatment, the 
substrate was grounded.  
Results and Discussion 
 Effect of RF plasma treatment on sheet resistance and specific contact resistance. - 
The specific contact resistance, c, is the parameter used to characterize metal/semiconductor 
interface, which is independent on the geometry of the contact. Measurements of the specific 
contact resistance and sheet resistance of the semiconductor film were carried out using 
simplified two-contact CTL technique.
19-21
 Test structures consisted of inner circular contact 
pads with radius r of 100 µm separated from the surrounding outer contact of larger area with 
different gap spacings d of 16, 24, 32, 40, 48, 64, 80 and 96 µm (see Figure 2 (b)). The outer 
radius of semiconductor film ring not covered by metallization is then R = r + d. The total 
































,           (1) 
 
where Rsh is the sheet resistance of the semiconductor film, r and R represent the radius of the 
inner and outer contacts, respectively, and Lt  is the transfer length. The total resistance 
measured for different spacing is plotted as function of ln(R/r) and approximated by a straight 
line. The slope of this line is equal to Rsh/2π, and the intercept with the Y axis at ln(R/r)=0 is 








                 (2) 
First we checked an absence of the possible effect of the buried p-n junction degradation, 
which may occur after the plasma treatment, on the measurement results. Isub-V characteristic 
of the buried p-n junction (where Isub is the current through the p-n junction into the substrate) 
was measured together with I-V characteristic of the element of CTL. The circuit diagram of 
the measurements is presented in Figure 3 (a). When the substrate and the outer electrode of 
CTL (see Figures 2 (b) and 3 (a)) are grounded a good rectifying Isub-V characteristic is 
observed (Figure 3 (b)). Isub current through the buried p-n junction is several orders of 
magnitude smaller than the measured current between contacts of CTL almost in the whole 
voltage range, and the I-V characteristics of CTL with grounded substrate and electrically 
isolated substrate match exactly in the range of the inner contact voltage from -0.5V to +1 V 
(Figure 3 (b), inset). The total resistance of the structure was determined in the range with 
minimum leakage current where I-V characteristics for grounded and isolated substrate 
electrode coincide. In this case the error in determination of the film and contact resistance has 
to be rather small. 
Figures 4 (a)-(c) show the current-voltage characteristics measured on CTL structures with 
different spacing and electrically isolated substrate before and after RFPT for the 20 nm 
InGaAs film. It can be seen in Figure 4 (a) that I-V characteristics of the initial sample are 
strongly non-linear due to presence of a rectifying barrier between metal and semiconductor 
after metallization. The strong asymmetry of the I-V curves is due to different areas of the two 
contacts. At positive voltage the current is limited by the higher resistance of the reverse 
connected diode of the small inner contact, and is substantially lower than at negative voltage 
of the same magnitude, when the limiting contact has much larger area and, respectively, lower 
resistance. In the case of non-linear current-voltage characteristics we determined for further 
evaluations the resistance of the test structure as a reciprocal of the maximum differential 
conductance (dI/dV). After RF plasma annealing from top side with power density of 0.5 
W/cm
2
 at 150°C the current-voltage characteristics (Figure 4(b)) become absolutely linear 
reflecting the conversion of the rectifying contacts into Ohmic ones. After RF plasma 
annealing from back side at the same treatment regime the level of currents is approximately 
the same as in the initial sample and the contacts remain evidently non-Ohmic (Figure 4 (c)). 
Figure 4 (d) illustrates the procedure of extracting of sheet resistance and contact resistivity 
from the CTL measurements. The slope of the approximating straight line leads to Rsh, and 
from the intercept the value of the specific contact resistivity c can be determined. One can see 
that after RFPT from top side with plasma power density of 0.5 W/cm
2
 both sheet resistance 
and contact resistance are reduced dramatically. Sheet resistance of the 20-nm-thick film 
reduces from 330 kΩ/sq to about 2 kΩ/sq after RFPT at 0.5 W/cm
2
. Specific contact 
resistivity also falls by more than two orders of magnitude after such treatment. After the 
RFPT from back side the contact resistivity and sheet resistance are changed insignificantly. 
Comparison of the results obtained after RFPT of the structures treated from top side and 
back side indicates that strong non-thermal effects occur during the plasma treatment from top 
side. Indeed at top-side RFPT the following factors affect subsurface layers of the structure
9
: 
thermal heating; low-energy ion and electron bombardment; x-ray and UV irradiation 
combining with alternating RF electric field; protons as catalyst of defect transformation. 
Under RF plasma treatment from the back side, the main factors that influence the studied 
layers are temperature, soft x-ray irradiation, and alternating electric field. Thus, a decrease of 
specific contact resistivity after RFPT from top side is probably attributable to low-energy ion 
and electron bombardment of the multilayer contact structure during plasma exposure, 
resulting in the formation of Ohmic contacts due to reduction of the potential barrier at the 
metal/semiconductor interface. It should be noted that Schottky barrier height reduction on 
n-GaAs at low-energy ion bombardment was previously observed by a number of authors.
23-25
  
Reduction of the sheet resistance of uncoated n-InGaAs film under N2/H2 plasma exposure 
from top side can be attributed to surface nitridation, resulting in suppression of Ga oxides and 
As oxides and formation of Ga-N bonds at the surface, which strongly reduces the interface 
trap density,
26,27
 and hydrogen passivation of bulk and surface defects.
25,28-31
 However, 
hydrogen in III-V semiconductors also is known to passivate (or deactivate) shallow dopants, 
specifically Si, which reduces the free carrier concentration in the semiconductor layer.
25,28-30
 
The latter effect is temperature-dependent and reversible, since a temperature increase brings 
about the dopant reactivation.
25,28-30
 This allows explaining the hump on the dependence of 
the sheet resistance on the plasma power density (see Figure 5). Figure 5 illustrates also the 
variation of specific contact resistivity with the RF plasma power density. Specific contact 
resistivity reaches the lowest values at plasma power density 0.75 W/cm
2
 and increases with 
further increasing power density, which can be attributed to the ion bombardment damage. 
 
Effect of RF plasma treatment on transfer characteristics of JL MOSFETs n-InGaAs 
channel and ALD Al2O3 gate dielectric. - Figure 6 shows drain current (Id) versus gate 
voltage (Vg) transfer characteristics measured as the drain voltage (Vd) varied from 10 mV to 
50 mV on the 40-m-gate-length n-InGaAs JL MOSFET before and after RF plasma 
treatment at a low plasma power density P=0.5 W/cm
2
. The drain current values in Figure 6 
are normalized to the effective gate width-to-length ratio, (W/L)eff, which for a gate-enclosed 
transistor with annular gate is expressed as:
32 
 

















 are gate outer and gate inner radii, respectively.  
As is seen from Figure 6, RF plasma treatment from top side results in the shift of the Id(Vg) 
- characteristics towards positive values, which is indicative of the reduction of the fixed 
positive charge in the gate dielectric. The threshold voltage (Vth) evaluated by the second 
derivative method
33
 before and after plasma treatment at the plasma power density of 0.5 
W/cm
2
 is, respectively, -0.49 V and 0.05 V. This Vth shift is attributable to the reduction of an 
equivalent density of fixed positive oxide charge at the Al2O3/ n-In0.53Ga0.47As interface in the 




. The reduction of positive charge is consistent with what is 
observed with a standard forming gas anneal in a 5% H2 / 95% N2 ambient at 350 °C for 30 
minutes.
34
 Another consequence of RF plasma treatment is a decrease of the inverse 
subthreshold slope (SS) from 190 mV/dec to 150 mV/dec, which can be attributed to the 









However, the most remarkable result of RF plasma treatment is significant increase 
(approximately by two orders of magnitude) of the on-state current, ION, which is evidently 
related to reduction of the S/D contact series resistance, since initial samples were not 
subjected to any post-metallization processing and RF plasma was used for contact annealing. 






It is worth to note that RFPT from back side does not increase the ION /IOFF ratio in 
comparison with the initial device and even slightly deteriorates the subthreshold slope (see 
Figure 6). The first effect is due to the absence of reduction of the S/D contact series resistance; 
and the second one reflects the increase of the interface trap density and/or of surface potential 
fluctuations. At the same time the shift of the Id(Vg) - characteristic (about 0.45V) towards 
positive values is observed as a result of reduction of fixed positive oxide charge in the Al2O3 
gate dielectric. The value of the shift is similar (a bit smaller) to that after RFPT from top side, 
and it is possible to conclude that in this case the same mechanisms of charge annealing can 
take place. As it was mentioned before the main factors affecting the gate dielectric and 
InGaAs film at RF plasma treatment from back side are temperature, RF electric field and soft 
x-ray irradiation. Combination of the last two factors results in strong electron and hole 
injection from the semiconductor and from the metal gate into the gate dielectric leading to 
recombination-enhanced processes of fixed positive change neutralization and defects 
annealing in the dielectric.
35
 
Figures 7(a)-(c) illustrate the impact of the plasma power density on the threshold voltage 
shift Vth, the inverse subthreshold slope SS, as well as the on-current and on-to-off current 
ratio. on the plasma power density. It can be seen that the threshold voltage shift tends to 
increase with power density (Figure 7(a)). Increasing the plasma power density from 0.5 
W/cm
2
 to 1.75 W/cm
2 
has only a minor effect on SS (Figure 7(b)), however, it strongly 
decreases ION  and ION /IOFF ratio (Figure 7(c)),  which can be explained by both degradation of 
the mobility and an increase of the parasitic S/D resistance. 
Effect of RF plasma treatment on electron mobility and source-drain series resistance in 
InGaAs JL MOSFETs. - The carrier mobility was evaluated using the Y-function 
methodology and the split C-V method. According to the approach developed in
36
 for heavily 
doped Si layers, the drain current in JL MOSFET in volume conduction region with 

















,        (4) 
 
where W and L are the gate width and length, respectively, Cox is the gate dielectric 
capacitance, vol is the carrier mobility in the volume of the semiconductor layer assumed to be 
uniform across the film thickness, Vg is the gate voltage, V0 is a characteristic gate voltage, 




CR oxvolSD  1  .             (5) 
 












vol   ,        (6) 
 
where the effect of RSD is eliminated. From (6) it follows that the slope of the Yvol(Vg) 
dependence yields the value of vol being unaffected by the S/D series resistance. Thus the 
procedure for the extraction of vol in JL MOSFETs is similar to that in the conventional 
Y-function technique used for extracting low-field mobility, 0, in inversion-mode 
MOSFETs.
37
 The S/D series resistance RSD is involved in the coefficient 1, which is 


















.                                              (7) 
 
In the case of the transistor with annular gate, the ratio W/L in equations (4)-(7) should be 
replaced by the effective gate width-to-length ratio (W/L)eff  given by eq. (3).  
Since the physical meaning of the threshold voltage in JL MOSFETs is the transition from 
the full depletion regime to partially depletion regime, we can consider V0 Vth. The range of Vg 
corresponding to volume conduction regime in JL MOSFETs (between the threshold voltage 
Vth and flat band voltage VFB) is usually identified from the positions of the two peaks of the 












associated with the transition to the surface accumulation regime, is not pronounced,
40
 as in our 

















,       (8) 
 
which for our device parameters is 0.8 V. 
Figure 8(a) shows mdvol gIY /  versus gate voltage overdrive (Vg-Vth) obtained at 
Vd=50 mV on the 40-m-gate-length JL MOSFETs before and after RF plasma treatment with 
various plasma power densities. It is clearly seen that plasma annealing, especially at a low 
power density, results in the strong increase of the slope of the linear region of the Y-function 
compared to that for the initial sample, suggesting that RF plasma treatment increases the 
carrier mobility in the In0.53Ga0.47As film. The extracted mobility values obtained for the initial 
sample and after RF plasma treatment with different plasma power densities are presented in 
Figure 8(b). The value of vol obtained for the initial sample is 90 cm
2
/Vs, whereas after 
plasma annealing with a low plasma power density (P=0.5  1 W/cm
2
) it is 1300 cm
2
/Vs. 
This is attributable to RF plasma-assisted annealing of bulk and surface defects in the 
In0.53Ga0.47As film, due to a cooperative effect of the RF field, the X-ray radiation, and the 
induced wafer temperature, resulting in the recombination-enhanced defect reactions in 
metal-insulator-semiconductor structures.
35,40





 results in the significant mobility degradation, which is explainable 
by the creation of new defects (Figure 8 b), resulting from the increase of the intensity of X-ray 
and UV radiation accompanying RFPT.
35 
 Plotted in Figure 9(a) are mg/1  versus (Vg  Vth) characteristics obtained on the InGaAs 
JL MOSFETs with Lg=40 m before and after RF plasma treatment at two different plasma 
power densities, 0.5 W/cm
2
 and 1 W/cm
2
. Larger slope of the mg/1  curve above Vth for the 
initial sample suggests larger S/D series resistance. The obtained results for RSD in the initial 
sample and after RF plasma treatment at different plasma power densities are presented in 
Figure 9(b). As follows from Figure 9(b), plasma treatment at P=0.5 W/cm
2
 results in the 
considerable (by two orders of magnitude) reduction of RSD, namely, from 14.4 kin the initial 
sample to 140 after RF plasma anneal, which agrees well with results for the contact 
resistance. It should be noted that in the devices with a given geometry the source/drain 
parasitic resistance RSD is determined not only by the contact resistance, but also it includes the 
resistance of the n-In0.53Ga0.47As film outside of the Pd gate between the gate and source and 
drain regions (see Figure 2). Therefore, one would expect that the treatment, which reduces the 
fixed positive charge in Al2O3, can increase RSD and thereby reduce ION due to a decrease or 
removal of accumulation in the non-gated regions of the n-In0.53Ga0.47As film, as it was 
observed in the case of H2/N2 thermal anneal reported in Ref. 42. However, the effect of RF 
plasma is most likely not the same for the insulator/semiconductor systems with and without 
metal gate.  




 results in the 
gradual increase of RSD; further increase of plasma power sharply increases RSD. This can be 
explained by the defect formation in the InGaAs film with an increase of the energy of incident 
bombarding ions. 
Using combined drain current and gate-to-channel capacitance (Cgc) versus Vg 
measurements, we evaluated the effective electron mobility for plasma power density of 0.5 
W/cm
2
, which provides the best results in terms of ION, vol and RSD. The extraction of the 
effective electron mobility (eff) was performed on the test MOSFETs with channel length of 
100 and 150 m. The Cgc-Vg characteristic used for the extraction of eff is shown in 
Figure 10(a). Resulting eff is presented in Figure 10(b) as a function of the average carrier 
concentration Naver in the In0.53Ga0.47As film, where Naver was obtained by dividing the total 
carrier density Ntot by the film thickness, Naver= Ntot /tInGasAs, and Ntot was obtained by 
integrating the measured Cgc(Vg) curve. Using a value of a flat-band capacitance (CFB) of 0.61 
F/cm
2
, obtained from Poisson-Schrödinger simulations, we extracted for a given plasma 
power density a flat-band voltage VFB of 0.71 V and electrically active doping concentration in 




 (Figure 10(a)). As is seen from Figure 10(b), the 
maximum value of eff for a given plasma power density is 1500 cm
2
/Vs, whereas at 
flat-band conditions it is 1430 cm
2
/Vs. The obtained results for eff agree well with the 
corresponding vol value extracted by the Y-function method. 
 
Conclusions 
 In summary, we investigated the effects of the RF plasma treatment in the forming gas 
(10%H2+90%N2) on the characteristics of In0.53Ga0.47As channel MOS transistors with an 
Al2O3 gate dielectric and having a junctionless layout. We have demonstrated that RF plasma 
treatment at 150-200°C for 10 min with a low power density (~0.5 W/cm
2
) allows one to 
anneal effectively the source/drain contacts to the InGaAs film decreasing the contact 
resistance by more than two orders of magnitude without degradation of buried p-n junction. 
Moreover, RF plasma treatment provides strong enhancement of the carrier mobility in the 
In0.53Ga0.47As film, which together with reduction of the source/drain resistance results in the 
dramatic increase of the on-current. It was found also that RFPT reduces the built-in positive 
charge in the dielectric layer shifting the threshold voltage to positive values. It was 
demonstrated that non-thermal factors play a principle role in modification of electrical 
properties of the JL MOSFETs under RFPT. RF plasma treatment was proven to be an 
effective technique for formation of source/drain contacts and for improvement of the 
performance of the In0.53Ga0.47As JL MOSFETs, and more generally could be applicable to 
reduction of source/drain resistance in 3D sequential integration. 
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Figure 1. (a) Cross-section schematic and transmission electron microscopy image of the 
MOVPE grown n-In0.53Ga0.47As (32 nm)/p-In0.52Al0.48As (500 nm)/p
+
-InP wafer structure. 
The In0.53Ga0.47As Junctionless n-MOSFET fabrication process flow including (b) (NH4)2S 
passivation and atomic-layer deposition of Al2O3, (c) Pd gate lift-off, (d) S/D contact opening 
and (e) NH4OH treatment and S/D contact formation and lift-off. 
 
(a)       (b)  
dr R
 
Figure 2. (a) Schematic representation of a gate-enclosed junctionless MOSFET architecture, 




 are the drain, source, gate inner and gate outer radii, respectively. 













Figure 3. (a) Circuit diagram of CTL measurements. (b) I-V characteristics between metal 
contacts (Iprobe) and between the central contact and the substrate (Isub). Inset shows in larger 





Figure 4. I-V characteristics of circular contacts in CTL before treatment (a), after RF plasma 
treatment (0.5 W/cm
2
; 150°C; 10 min) from top side (b) and after RFPT from back side (c). (d) 
Plot of total resistance vs. ln(R/r) after RFPT. 
 
 
Figure 5. Dependence of the sheet resistance of the InGaAs film (dots) and specific contact 
resistance (open squares) on plasma power density. 
 
 
Figure 6. Transfer (Id -Vg) characteristics measured at different values of Vd varied from 10 mV 
to 50 mV on the 40-m-gate-length n-InGaAs JL MOSFET before and after RF plasma 





Figure 7. The threshold voltage shift Vth (a), the inverse subthreshold slope SS (b), and the 
on-current ION and on-to-off current ratio ION /IOFF (c) as a function of the RF plasma power 
density in In0.53Ga0.47As JL MOSFETs (Lg=40 m, Vd=50 mV).  The data in Figure 6(c) are 
obtained at Vg-Vth=0.5 V, where Vth values are evaluated by the second derivative drain current 
method. 
  
Figure 8. (a) Y-function plotted versus gate voltage overdrive in the range of volume 
conduction obtained at Vd=50 mV on In0.53Ga0.47As JL MOSFETs (Lg=40 m) before and after 
RF plasma treatment with various plasma power densities and (b) the extracted carrier mobility 
vol as a function of RF plasma power density 
 
  
Figure 9. (a) mg/1  versus gate voltage overdrive obtained on In0.53Ga0.47As JL MOSFETs 
before and after RF plasma treatment with plasma power densities of 0.5 W/cm
2
 and 1 W/cm
2
 
(Lg=40 m, Vd=50 mV); (b) the extracted source/drain series resistance RSD as a function of RF 




Figure 10. (a) The Cgc-Vg characteristic measured at f=10 kHz in the JL In0.53Ga0.47As 
MOSFET after RF plasma treatment with P=0.5 W/cm
2
 (left axis), and the average electron 
concentration in the In0.53Ga0.47As film obtained by integrating the Cgc-Vg curve and dividing 
by the film thickness (right axis). (b) The effective electron mobility eff versus the average 
electron concentration in the In0.53Ga0.47As film. 
 
